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Performance Limiting Surface Defects
in SiC Epitaxial p-n Junction Diodes
Tsunenobu Kimoto, Nao Miyamoto, and Hiroyuki Matsunami, Member, IEEE
Abstract—Effects of surface defects on performance of kV-class
4H– and 6H–SiC epitaxial p-n junction diodes were investigated.
The perimeter recombination and generation, instead of the bulk
process, are responsible for forward recombination current and
reverse leakage current of the diodes, respectively. Mapping stud-
ies of surface morphological defects have revealed that triangular-
shaped defects severely degrade high-blocking capability of the
diodes whereas shallow round pits and scratch give no direct
impact. Device-killing defects in SiC epilayers are discussed
based on breakdown voltage mapping. Effective minority carrier
lifetimes are mainly limited not by bulk recombination but by
perimeter recombination.
Index Terms—Carrier lifetime, high-power device, p-n diode,
silicon carbide, surface recombination.
I. INTRODUCTION
UNIQUE potential of silicon carbide (SiC) has beendemonstrated in prototype devices projected to high-
power, high-frequency, and high-temperature applications
[1]–[8]. In spite of recent rapid progress in this field, there still
exist many remaining issues to be solved for wide commercial
success of SiC technology. For example, performance-limiting
factors in SiC devices have scarcely been understood, although
micropipes have been claimed to severely degrade high-
blocking capability of SiC devices [9]. It is not clear what
kind of defects existing in the material itself or being induced
during device processing adversely affect the SiC device
performance.
In SiC bipolar devices, major mysteries include large leak-
age current (at least several orders of magnitude higher than
simple theoretical prediction) and too fast switching charac-
teristics (short minority carrier lifetime). Concerning SiC p-n
junction diodes, high breakdown voltages in the range from
1 to 4.5 kV have been reported for small diodes [3]–[5].
However, detailed analyses on current conduction mechanism
and the influence of surface defects on diode performance have
not been reported.
In the present paper, the authors investigate the effects of
surface defects on the current conduction, breakdown charac-
teristics, and switching behavior of SiC epitaxial p-n junction
diodes. Surface recombination and generation processes are
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revealed to govern major characteristics of p–n diodes. New
insights on defects harmful to the diode performance are
provided.
II. DIODE FABRICATION
4H– and 6H–SiC epitaxial p-n junction diodes were
fabricated on p /p/n /n homoepitaxial layers grown on
heavily-doped n-type substrates (production grade) purchased
from Cree Research Inc. Epitaxial growth was performed
by atmospheric-pressure chemical vapor deposition (CVD)
in a SiH -C H -H system. Substrates with 8 (4H–SiC) or
3.5 (6H–SiC) off-angles were used to realize homoepitaxy
through step-flow growth (step-controlled epitaxy) [10]. The
growth temperature was 1500 C, at which a growth rate of
4.0 m/h was obtained. The net donor concentration of 12- m
thick nitrogen (N)-doped n epilayers was determined to be
5 cm for 4H–SiC and cm for 6H–SiC
by capacitance–voltage (C–V) measurements. The doping
uniformity over the substrates was about 6%. The aluminum
(Al) acceptor concentrations of a 1.2- m thick p-layer and a
0.4- m thick p layer were designed to be cm
and cm respectively.
Diodes were processed into a mesa structure with a 6 m
height by reactive ion etching (RIE) using CF O gases
with an Al mask. The surface was passivated with 20-nm
thick thermal oxides grown by wet oxidation at 1150 C
for 1 h. Contact holes for p layers were formed by wet
etching of the oxide with buffered HF. Al/Ti and Ni were
employed as ohmic contacts on top p layers and back-side
n-type substrates, respectively. Although as-deposited contacts
exhibited ohmic characteristics, sintering at 400 C was made
to improve contact resistance and adhesion. The diode size
was varied over a wide range from 60 to 1200 m in diameter
to investigate size effects. A schematic illustration of a diode
is shown in Fig. 1.
High-resolution current–voltage ( – ) characteristics were
measured with a Keithley high-voltage source measure unit
237 in the voltage range up to 1 kV. Above 1 kV, a Sony-
Techtronics high-power curve tracer 371A was used. High-
voltage reverse current–voltage characteristics were measured
by immersing the diodes in FluorinertTM to avoid air sparking
[3]. Switching measurements of the diodes were done with
an NF circuit design pulse generator FG-121B and an HP
digital oscilloscope 54542C. The peak (maximum) voltage and
repetition frequency of the pulses were 20 V and 1–3 kHz,
respectively.
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Fig. 1. Schematic illustration of a SiC p-n junction diode.
Fig. 2. Linear current J–V characteristics of 100-m 4H– and 6H–SiC
p–n diodes at room temperature.
III. RESULTS AND DISCUSSION
A. Basic Performance of p-n Junction Diodes
Room temperature characteristics of 100 m 4H–
and 6H–SiC diodes with the highest breakdown voltages for
this diode size are demonstrated in Fig. 2. The 4H–SiC diode
exhibited a high breakdown voltage of 1744 V, which is
about 80% of the ideal value (2100–2200 V) predicted from
the diode structure and breakdown field data [11]. A higher
breakdown voltage of 2022 V was achieved for the 6H–SiC
diode, probably owing to the slightly higher breakdown field
for 6H–SiC [12]. The leakage current density was below
10 A/cm up to 1.5 kV for 4H–SiC and 1.9 kV for
6H–SiC diodes. All the diodes did not show any physical
damage such as crater creation after breakdown. However,
when the reverse current density exceeded 0.1–10 A/cm at the
breakdown voltage, the diodes showed significantly increased
leakage current or were not operational in the subsequent
measurements. This degradation may be caused by the lack
of proper junction termination, resulting in the electric field
crowding at the corners of mesa structures, etc.
A high current density of 500 A/cm could be delivered
at forward voltage drops of 4.98 V for 4H–SiC and 6.91 V
for 6H–SiC diodes. In the 4H–SiC diode, current conduction
above 300 A/cm was limited by a series resistance of 1.09 m
Fig. 3. Semi-logarithmic plot of forward current J–V for an 800-m
6H–SiC p–n diode at room temperature. Separation of forward current into
recombination and diffusion current components is shown.
cm , whereas the series resistance of the 6H–SiC diode was
6.05 m cm This better current handling capability of the
4H–SiC diode is expected from much higher electron mobility
along the -axis in 4H–SiC than 6H–SiC [13]. According to the
previous report [13], the mobility parallel to the -axis is
only one-third to one-fifth of the mobility perpendicular to the
-axis in 6H–SiC. 4H–SiC, however, shows an opposite
anisotropy: is even higher than by 20%. Since of
4H–SiC is two times higher than that of 6H–SiC, about 10
times higher can be expected in 4H–SiC.
B. Forward Characteristics
Fig. 3 depicts the semi-logarithmic forward plot of
an 800- m 6H–SiC diode at room temperature. In the
low voltage region from 1.6 to 2.2 V, the ideality factor
equals 2.00, indicating that carrier recombination dom-
inates the current transport. Above 2.2 V, the gradient of
the plot increases with bias voltage before a series resistance
comes into effect. The forward current was separated into
recombination and diffusion current components, as shown
in Fig. 3. First, the recombination current component was
determined by the least square fitting of data in the
low voltage region by using an equation with Then,
by subtracting the recombination current component from the
experimental values denoted by closed circles, open circles, the
ideality factor of which equals 1.08 (diffusion current), were
obtained. Thus, the current density intercepts were determined
to be and A/cm for diffusion
and recombination currents, respectively. Smaller “intercept”
current densities of (diffusion) and
A/cm (recombination) were obtained for a 4H–SiC
diode with the same mesa size (not shown), mainly due to
the lower intrinsic carrier concentration of 4H–SiC 10
cm than that of 6H–SiC 10 cm
In general, carrier recombination takes place in the depletion
layer (bulk recombination) as well as on the surface or
perimeter of a device (surface recombination) [14]. The surface
recombination current follows the same bias-voltage depen-
dence as the bulk recombination current, being proportional
to ) [14], where and are the elemental
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(a) (b)
Fig. 4. Perimeter-area (P/A) ratio dependence of the pre-exponential factor
of recombination current density determined as the intercept (Jrec
0
) for (a)
4H–SiC and (b) 6H–SiC p–n diodes.
charge, the Boltzmann constant, and the absolute temperature,
respectively. Thus, the pre-exponential factor of recombination
current is given by the sum of these components as
follows:
(1)
assuming one deep trap at midgap. Here
thermal velocity of carriers;
trap concentration;
capture cross section of the deep trap;
effective depletion width where the carrier recombina-
tion is significant;
intrinsic carrier concentration;
surface (perimeter) recombination velocity;
surface diffusion length.
The first term in the right side of the equation denotes the bulk
recombination current proportional to the diode area and
the second term the surface recombination current proportional
to the perimeter length Dividing (1) by area yields the
following equation:
(2)
By plotting of several diodes with different perimeter-area
(P/A) ratios, the contribution of bulk and surface recombi-
nation can be distinguished. Fig. 4 represents the P/A ratio
dependence of the pre-exponential factor of recombination
current density determined as the intercept for (a) 4H–SiC and
(b) 6H–SiC diodes at room temperature. The clear P/A ratio
dependency reveals that major recombination occurs at the
perimeter (sidewall of mesa) and not at the junction interface
(bulk), especially in small diodes. From the intercept, the
pre-exponential factor of bulk recombination current density
was estimated to be A/cm for 4H–SiC and
A/cm for 6H–SiC diodes, respectively. The
slope of the plot gives the product of cm /s
for 4H–SiC and 18 cm /s for 6H–SiC.
C. Reverse Characteristics
One severe problem which high-power SiC device technol-
ogy has been facing is that high breakdown voltage can be
achieved only for small devices and that breakdown voltage
Fig. 5. Typical morphological defects observed on the grown surface: shal-
low round pit (defect A), “carrot”-like groove (defect B), and triangular-shaped
grooves or depression (defect C).
generally decreases with increasing device area. Neudeck et
al. have reported that micropipes originating from SiC wafers
cause pre-avalanche point failure in high-voltage junction
devices, being the most harmful defect in SiC materials [9].
The authors have also observed that when SiC p–n or Schottky
barrier diodes meet micropipes, most of those diodes exhibit
reduced ( % lower) breakdown voltage and large
leakage current. In some cases, however, a diode without
any micropipes breaks down at a reverse voltage much lower
than that of a diode containing one or two micropipes. Thus,
the relationship between specific defects and high-voltage
performance of SiC devices has not been fully elucidated.
To investigate the effects of surface morphological defects
on the diode performance, the authors made mapping of
morphological defects of SiC epilayers after the mesa-etching
process by RIE. Fig. 5 shows typical morphological defects
observed on the grown surface: shallow round pit (defect A),
“carrot”-like groove (defect B), and triangular-shaped grooves
or depression (defect C). Notice that Fig. 5 is not represen-
tative of epilayers and most area is much more smooth. The
densities of defects A, B, and C are , , and
cm respectively. Although the formation mechanism of
these defects is not made clear, the defects may be created
through the disturbance of step flow during epitaxial growth by
substrate’s defects, particles, etc. [15]–[18]. Another surface
defect observed was “scratch” (not shown), which is line-
shaped surface damage introduced by a polishing process and
is decorated by epitaxial growth. All the diodes investigated
in this study are micropipe-free.
Fig. 6 demonstrates the reverse characteristics of
several 400 m 4H–SiC p–n diodes at room temperature.
The diodes with defect A or scratch showed very low leakage
current, less than 10 A/cm at 500 V. This current was
comparable to that of small diodes (60–200 m ), which
contain no visible morphological defects, and was close to a
noise level of the present measurement system. No correlation
between breakdown voltage and the number of defect A and
scratch in each diode was observed, suggesting that defect
A and scratch do not give direct impact on the reverse
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Fig. 6. Reverse current J–V characteristics of several 400 m 4H–SiC
p–n diodes at room temperature. The effects of morphological defects are
demonstrated.
characteristics. The breakdown voltage does not depend on
the number of defects, but may be limited by the existence of
“device-killing defects,” even if there is only one. In contrast,
the existence of defect B seems to cause the increase in
leakage current, and the influence is much more pronounced
for defect C. To clarify the influence of morphological defects,
histograms of leakage current density at 100 V were made
from 43 4H–SiC diodes (400–1200 m ), and are shown
in Fig. 7. As can be seen, the defect B and, especially,
defect C cause the increase in leakage current. Although some
diodes with defect C exhibited rather low leakage current of
A/cm at 100 V, the breakdown voltages of
these diodes were significantly lower than average (see Fig. 6).
In fact, no diodes which contain defect C could block voltages
over 600 V. The large leakage of a few diodes with only defect
A may be caused by some other bulk defects which were not
visible and not counted in this study. These investigations have
revealed that defect C and probably defect B as well should
be eliminated to ensure a high production yield of high-power
SiC devices.
Though “good” SiC p–n diodes without any defects B and
C showed low leakage current, the current level is larger than
simple theoretical prediction by more than ten orders of mag-
nitude. As recombination current could be divided into bulk
and surface (perimeter) recombination components (Fig. 4), a
similar analysis was applied to the leakage current, which is
correlated with a carrier-generation process. Fig. 8 depicts the
perimeter-area (P/A) ratio dependence of the leakage current
density at 100 V of good 4H–SiC diodes without defects
B and C at two different temperatures. The leakage current
is proportional to the P/A ratio, indicating that the perimeter
generation is responsible for the leakage. The almost zero
intercept of the plot means that the bulk generation process via
deep defect centers is negligible. Heating the diodes resulted
in the steeper slope of the plot, due to thermal activation
of perimeter generation. Thus, leakage current of SiC diodes
may be governed by the perimeter generation, suggesting that
surface passivation is a critical issue to reduce the leakage.
Wang et al. have investigated the carrier generation mech-




Fig. 7. Histograms of leakage current density at  100 V for 4H–SiC p–n
diodes which contain morphological defects of (a) defect A, (b) defects A
and B, and (c) defects A and C.
the capacitance recovery transients [19]. From the ratio
dependence of the recovery time, three carrier generation
mechanisms in the capacitors were identified: bulk, surface and
defect-induced generations. They found that defect-induced
generation is the most dominant and bulk generation has the
smallest contribution. The present study revealed that surface
and defect-induced (e.g. defects B and C) generations are also
dominating in high-voltage SiC devices.
Fig. 9 shows the diode-area dependence of breakdown volt-
age for 4H–SiC diodes, obtained from measurements of to-
tally 210 devices. The average, maximum, and minimum
breakdown voltages obtained for each size are represented.
The breakdown voltage showed rapid decrease when the
diode area exceeded 0.5– cm which the authors
define as the “critical device area.” If defects detrimental
to high-voltage SiC devices are uniformly distributed, the
density of the device-killing defects can be estimated to
be 1– cm given as the inverse of the critical
device area. This defect density is much higher than a typical
micropipe density of 50–100 cm observed in commercial
production-grade SiC wafers. And it should be reminded that
all the diodes measured in this study are micropipe-free.
From these facts, the authors conclude that a micropipe is
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Fig. 8. P/A ratio dependence of the leakage current density at  100 V
of good 4H–SiC diodes at two different temperatures. The leakage current
is proportional to the P/A ratio, indicating that the perimeter generation is
responsible for the leakage.
Fig. 9. Diode-area dependence of breakdown voltage for 4H–SiC diodes,
obtained from measurements of a total of 210 diodes. The average, maximum,
and minimum breakdown voltages obtained for each size are represented.
not the only device-killing defect in SiC material. Chelnokov
et al. have come to the same conclusion based on device
fabrication using micropipe-free Lely platelets [20]. Although
the triangular-shaped surface defects (defect C) adversely
affect the high-voltage blocking capability as shown in Figs. 6
and 7, the defect density (50 cm ) is also too low to
explain the device-area dependence in Fig. 9. The authors
made mapping of breakdown voltage, and tried to correlate
the observed breakdown voltage with the type or number of
specific morphological defects in each diode, leading to no
success except for the clear negative impact of defect C. For
example, it is hard to explain the large variation of breakdown
voltage (min: 722 V, max: 1744 V) for 100 m diodes,
almost all of which are completely morphological defect free.
Besides, a 400 m diode with a few tens of defect A and one
defect B showed a breakdown voltage (1102 V) higher than
several surface-defect free 100 m diodes (800–900 V).
To clarify these puzzling results, detailed correlation be-
tween breakdown voltage and bulk defects (dislocation, stack-
ing faults, etc.) as well as passivation is now under investiga-
tion. The authors’ preliminary etching experiment by molten
KOH revealed that the defect C includes a perfect dislocation
near the apex of the triangle and partial dislocation pairs at
the ends of the triangle base, in good agreement with a recent
report [21]. In contrast, defect A seems to be true surface
morphological defects created during CVD. A detailed analysis
will be published elsewhere.
D. Carrier Lifetime
In high-voltage bipolar devices, a long minority carrier
lifetime is crucial to attain effective conductivity modula-
tion and thereby reduced on-state power dissipation. Previous
studies on the switching characteristics of SiC p-n junction
diodes have shown very short minority carrier lifetimes in the
range from 30–80 ns [12], [22], [23]. Recently, Neudeck has
pointed out the possibility that perimeter recombination may
be responsible for poor effective minority carrier lifetimes
in 4H–SiC p –n diodes with breakdown voltages of a few
hundreds volts [24]. In this study, the authors separate bulk and
perimeter contribution to minority carrier lifetimes in kV-class
4H– and 6H–SiC diodes.
The minority carrier lifetimes were determined by a conven-
tional switching analysis of p–n diodes [25]. In the turn-off
switching waveform of p–n diodes, the storage time
showing relatively constant reverse current is observed, due to
the minority carrier (hole in this case) storage in the lightly-
doped n layer. The minority carrier lifetime is given by
the following equation [25]:
(3)
Here, and are the reverse current during storage time and
the forward on-state current, respectively, and erf is the error
function. SiC diodes were typically switched from forward
bias voltages of 3–4 V with 10–100 A/cm current densities
to reverse bias voltages of 10–20 V.
Fig. 10 denotes typical switching characteristics of two
6H–SiC diodes with different diode sizes, showing a longer
storage time for a larger diode. Taking account of the ef-
fect of perimeter recombination, the minority carrier lifetime
estimated from the switching characteristics (“effective hole
lifetime”) can be given by [24]
(4)
where and are the intrinsic hole lifetime determined by
bulk recombination and the surface recombination velocity,
respectively. The P/A ratio dependencies of the inverse of
effective hole lifetimes for (a) 4H–SiC and (b) 6H–SiC
are represented in Fig. 11. The clear P/A ratio dependence
of revealed that perimeter recombination is dominant in
small diodes, in agreement with the recent work [24]. From
the intercepts of the plots, the bulk hole carrier lifetimes,
which reflect the intrinsic material quality, were determined to
be 0.33 s for 4H–SiC and 0.39 s for 6H–SiC. This result
is encouraging for a few kV device application, because the
perimeter recombination will play a smaller role in real high-
power switching devices which require large device areas to
gain high-current capability. The intrinsic hole lifetimes are,
however, still not enough to realize effective conductivity
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Fig. 10. Typical switching characteristics of two 6H–SiC diodes with differ-
ent diode sizes, showing a longer storage time for a larger diode.
(a) (b)
Fig. 11. P/A ratio dependence of 1=p obtained for (a) 4H–SiC and (b)
6H–SiC p–n diodes at room temperature.
modulation in several kV bipolar SiC devices. The slopes of
the plot yielded surface recombination velocities of
cm/s for 4H–SiC and cm/s for 6H–SiC. Thus, polytype
dependencies of carrier lifetime and surface recombination
velocity seemed to be small. Surface passivation techniques
should be improved to reduce the surface recombination effect.
IV. CONCLUSIONS
Performance of 4H– and 6H–SiC epitaxial p-n junction
diodes with breakdown voltages up to 2 kV was investigated.
Forward current could clearly be divided into diffusion and
recombination current components, the latter of which was
governed by perimeter recombination. Since almost zero in-
tercepts were observed in the P/A ratio dependence of the
leakage current, the large leakage in mesa SiC p–n diodes
may be caused not by bulk generation via deep defect centers
but by carrier generation at the perimeter. Mapping studies of
surface morphological defects have revealed that triangular-
shaped defects (defect C) and “carrot”-like grooves (defect B)
adversely affect the reverse characteristics whereas shallow
round pits (defect A) and scratch give no direct impact.
Breakdown voltage showed rapid decrease when the diode
area exceeded 0.5– cm suggesting that the density
of device-killing defects in the SiC material may be in the
range of 10 cm Since all the diodes investigated in this
study were micropipe-free, a micropipe is not the only device-
killing defect in SiC. Effective minority carrier lifetimes were
mainly limited by the perimeter recombination instead of bulk
recombination.
The present study has demonstrated that surface or perimeter
properties can limit SiC device performance, since the material
quality of SiC epilayers has been improved to a high level.
Surface passivation together with device-structure design may
become a critical issue to extract the intrinsic potential of SiC
in real devices. Another remaining issue is the identification
of device-killing defects and their elimination.
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